​This page is old one.

New Tokyo Nanofarm home page is 


Scalable Marketing Solution

Expand your business into Japan Electronic Design marketplace

We are on a mission to connect A State-of-the-Art  Electronic Design Technologies into Japan market. We serve your presence and products marketing  through our experiences and services within a less risk investment!!  


Electronic System Design Alliance.png
ESD Alliance.png

The Electronic System Design Alliance, a SEMI Strategic Technology Community representing members in the electronic system and semiconductor design ecosystem, today welcomed Avery Design Systems as a member after its 10-member Governing Council approved Avery’s membership application.

Already a member of SEMI, the global industry association representing the worldwide electronics product design and manufacturing chain, Avery wanted more involvement in the ESD Alliance because of its focus on the design community.

MILPITAS, Calif., Feb. 25, 2020 (GLOBE NEWSWIRE) 

Milpitas, CA, February 23, 2020

The COMPEX controller is designed to the CXL 1.1 specification and supports Host and Type 1, Type 2 and Type 3 device types. COMPEX also supports dual mode where it can be configured to operate either as a Host or any of the device types. COMPEX supports up to 16 Lanes on a flex bus interface and is compliant with PIPE 5.2 specification. It provides a simple packet-based interface to user logic that supports 128-bit, 256-bit and 512-bit datapath widths and provides a low-latency path for easy integration into a customer ASIC. An implementation can choose one of the datapath widths based on number of lanes and target technology to get low-latency and optimized power consumption from COMPEX controller.

For CXL.io, COMPEX uses Mobiveil’s PCI-SIG® compliant GPEX controller and adds CXL.mem and CXL.cache layers that are highly efficient and configurable for a low-latency coherent path.


Tewksbury, MA., September 23, 2019

The CXL VIP supports SystemVerilog/UVM host, device, PHY, and PIPE-to-PIPE box agents and models, extensive protocol checking, functional coverage, and a testsuite to ensure compliance. Common BFM features:
• Support PCIe Gen5 with alternate protocol negotiation to CXL
• Support pure PCIe mode and CXL mode for CXL.IO, CXL.Mem and CXL.Cache traffic.
• Unified user application data class for both pure PCIe and CXL traffic.
• Realistic traffic arbitration among CXL.IO, CXL.Cache, CXL.Mem and CXL control packets.
• Highly randomized and configurable
• Provides various callbacks and simplified APIs for tests writing
• Protocol analyzer debugging trace files
• User customizable way of FLIT packing
• Support full cache coherent load/store operations
• Support automatic credit-based CXL data flow control
• Supports CXL virtual LSM state machines
• Supports CXL link layer retry
• Supports CXL power management
• Support CXL reset mechanisms

Host BFM Features
• Automatic bus enumeration and configuration of the CXL hierarchies
• Support memory mapped registers (RCRB and MEMBAR0 region)
• Contains home agent with snooper filter of unlimited size
• Host memory of unlimited size

Device BFM features
• Host-managed device memory of unlimited size
• Configured as Type1, Type2 and Type3 device

 Avery Design Systems, leader in functional verification solutions today announced CXL VIP supporting the latest CXL Specification 1.1 from the Compute Express Link (CXL) open standard.

“Built upon our well-established PCI Express® (PCIe®) verification IP infrastructure, the CXL supports PCIe 5.0 physical and electrical interface (PIPE 5.1) to provide advanced protocols for high-speed CPU interconnects for I/O (CXL.io), CPU-to-Memory (CXL.mem), and Cache interface (CXL.cache)”, said Chris Browy, VP Sales and Marketing of Avery Design.

スクリーンショット 2019-09-23 19.54.57.png

TEWKSBURY, MA., August 2, 2019

Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of the SimAccel FPGA-based accelerator to achieve 100-1000X speed up over simulation-based verification.

“As SoCs get larger the feasibility of performing comprehensive SoC verification using purely simulation and without hardware-software co-verification is less and less practical” said Chris Browy, VP Sales/Marketing. SimAccel provides co-emulation, hardware-software co-verification leveraging our existing VIPs and testsuites and our new synthesizable, retargetable FPGA-based Accelerator System IP (ASIP) and Accelerated VIPs (AVIP). Using design IP from Mobiveil and off the shelf FPGA prototype systems such as from Xilinx and PRO DESIGN provides the advanced hardware platforms necessary to implement multi-FPGA systems.

スクリーンショット 2019-08-15 17.01.19.png

TEWKSBURY, MA., June 28, 2019

SimRegress provides the ability to capture and replay the simulation testbench stimulus without having to run the full testbench thus supporting improved methods for 3rd party IP debug using tests directly from the customer SoC verification environment. Converters from the Avery database to Verdi FSDB and SimVision are supported to generate and inspect the waveforms.


SimCompare provides a smart diff feature between RTL and gate-level simulation. SimCompare correlates RTL and gate-level signal names and transaction synchronization between the two simulations being compared. The SimDiff application is integrated with Verdi and SimVision to directly scope these respective waveforms and source code debug tools and windows for more detailed inspection.

Tewksbury, MA., June 18, 2019

The Avery PCIe 5.0 VIP supports models and testsuites for the newly ratified PCI 5.0 specification including latest enhancements for retimers operating at 32 GT/s and the alternate protocol mode of operation.

“At Astera Labs, our priority is to deliver Smart Retimer products that fully meet PCIe specification and achieve plug-and-play interoperation,” said Jitendra Mohan, chief executive officer at Astera Labs. “Avery PCIe 5.0 VIP is a critical tool in our verification environment to thoroughly test our design and deliver a high quality product to our customers.”

“The PCIe 5.0 specification delivers unprecedented performance levels at 32 GT/s while extending reach of I/O system topologies and breadth of solutions spanning HPC to mobile/IoT applications,” said Al Yanes, PCI-SIG chairman and president. “The PCIe verification ecosystem space is so crucial to our members, as it helps them to develop chips and systems with highest quality, interoperability, and compliance.

Las Vegas, Nevada June 3, 2019

Analog Bits and GLOBALFOUNDRIES (GF) today announced the availability of Analog Bits analog and mixed signal IP design kits for GF’s 12nm Leading-Performance (12LP) process technology. Through collaboration with GF, the IP portfolio includes wide range fractional Phase-Lock Loop (PLL) with Spread Spectrum Clock Generation (SSCG), PCIe reference clock PLL subsystem, Process, Voltage, and Temperature (PVT) Sensor and Power-On-Reset (POR) circuitry. Silicon Reports based on these IPs will be available 2Q 2020, and first customer tape-out is expected in 2H 2020

GF’s 12LP technology is specifically designed to deliver the ultra-high performance and dataprocessing capacity customers need to support their Compute, Connect and Storage (CCS), AI/ML, high-end consumer and automotive solutions in the era of big data and cognitive computing. The technology, which delivers a 10 percent improvement in logic density and more than a 15 percent improvement in performance compared to the previous FinFET generation, includes new market-focused features specifically designed for automotive electronics and RF/analog applications.

TEWKSBURY, MA., May 30, 2019

“Design practices involving partial reset, uninitialized memories, and clock and power gating expose SystemVerilog’s inaccurate RTL X handling semantics by creating X-optimism and X-pessimism issues in RTL simulations and result in extra engineering time needed to effectively debug and work around the issues,” said Chris Browy, VP Sales/Marketing. SymXprop analyzes X propagations in RTL simulations for combinatorial and sequential X inaccuracies using patent pending hybrid formal analysis and automatically eliminates these X inaccuracies in RTL simulations.

Highlights of the new SymXprop solution:
• Analysis modes for X-optimism and X-pessimism
• Scalable to large designs with built-in distributed parallel processing
• Analyze one or multiple submodules displaying X issues
• Supports VCS, Xcelium, and Questa simulators

TEWKSBURY, MA., May 30, 2019

“As chips get larger the feasibility of performing post-layout SDF-based gate-level simulation gets harder and harder,” said Chris Browy, VP Sales/Marketing. SimCluster GLS performs scalable parallel simulation using VCS, Xcelium, or Questa in either multi-core and datacenter cluster compute environments to simulate faster and shrink turn-around times on sign-off simulations.

Highlights of the new SimCluster GLS solution:
• No design changes, no testbench changes, no SDF changes
• Engines run with cycle-based or lock-step synchronization
• Supports all three major simulators (Xcelium/VCS/Questa)
• Simulation analyzer tool generates design block workload, port change activities, interconnect complexity between blocks, synchronization analysis, and design hierarchy report
• Automatic coarse-grained partitioning of flat and hierarchical netlists
• Patent pending methods further optimize performance

Santa Clara, CA, April 23, 2019

Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is highlighting front-end design kits for a complete PCIe clocking subsystem, which integrates the oscillator, PCIe class 100MHz reference clock generator with built-in Spread Spectrum Clock Generation (SSCG) and HCSL clock output buffer all into one macro. The Analog Bits clock PHY lowers Bill of Materials cost and saves power pins by sharing with the entire macro. In addition, this integrated approach inherently lowers power, improves jitter performance, and optimizes for noise rejection. As a result, the subsystem generates a superior 100MHz output clock which meets and exceeds PCIe Gen2, Gen3 and Gen4 SERDES requirements. The design is silicon-proven on TSMC’s industry leading 16nm FinFET Compact Technology (16FFC). The front-end design kits on TSMC’s 12nm FinFET Compact and 7nm FinFET process are immediately available for customer tape-out starts in early Q4, 2019.

Milpitas, CA, April 23, 2019

Mobiveil, Inc. a fast-growing supplier of silicon intellectual property (SIP), platforms and IP-enabled design services, today announced availability of its PCI Express® 5.0 controller IP with end-to-end data path protection. While supporting raw speed is essential, Mobiveil’s PCIe® 5.0 architecture IP ensures high degree of configurability, reliability and serviceability, crucial for supporting critical applications in Networking, Storage, Server, AI, Telecom, Consumer and IOT. This PCI Express 5.0 technology IP complements Mobiveil’s rich portfolio of high-speed controller IPs that includes RapidIO, NVM Express, DDR Controller, Flash controllers and LDPC flash reliability controller.

Interview Mobile CEO of SSD control subsystem IP vendor

- Simply IP core era is over

Tokyo, Japan,  November 5

IP core vendors can not survive to provide only IP core. This is what Ravi Thummarukudy, who is the CEO of Mobiveil Inc., Milpitas, CA.

He worked for a major EDA vendor and founded GDA Technologies Inc. of IP core vendor in 1997. GDA was acquired by Indian Larsen & Toubro Infotech in 2006. He worked at the Indian company and founded Mobiveil in 2012. Currently, Mobiveil has bases in the US and India, with about 200 employees.

In addition to design service companies, semiconductor manufacturers recently aggressively marketing IP cores (already designed circuits), which is a byproduct of business, actively sold outside (related articles), IP core vendors and companies doing the same business as there is there. Among them, as features of Mobiveil, he cited the following three points.

The first is to provide IP core specialized for applications. Specifically, it focuses on three fields of storage, IoT, and communication. The second is to develop an IP core that is easy to configure and customize. Third, support is substantial. He says he has bright support staff for applications and systems at Indian bases.

Northampton, United Kingdom,  October 2nd 2018

IN2FAB Technology Joins GLOBALFOUNDRIES’ FDXcelerator™ Partner Program for Analog and Mixed Signal Design Migration

Circuit migration technology delivers migration of IP from bulk-silicon to FD-SOI technology in a fraction of the time taken for redesign.

Design Automation Conference 2018

San Francisco, CA. USA,  June 24-28 

Left photo: Jim Hogan, Board Chairman of Metrics (www.metrics.ca) talked with Chris Browy, VP Sales and Marketing of Avery.  Avery VIP run on Metrics Cloud Simulator & Verification Manager.

Right photo: Hidemi Yokokawa, President of TokyoNanoFarm at IP vendors wine party.

TokyoNanoFarm is supporting total IP and VIP solutions now with design service partners.

IN2FAB extends partnership with Tokyo Nano Farm

Northampton, United Kingdom, June 4th 2018.  Tokyo, Japan, June 4th 2018

IN2FAB Technology has extended its partnership with Tokyo Nano Farm of Tokyo, Japan to include IN2FAB’s analog and mixed signal design migration services in addition to the support of IN2FAB’s schematic and test bench migration software tools.  This will bring additional benefits to companies in the Japanese region and help to support customers who wish to move their silicon IP to a new process or foundry.

TEWKSBURY, Mass. USA, June 1st, 2018 

Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of major updates to the company’s flagship PCI Express® (PCIe®) 5.0 and PIPE 5.1 VIP solution.

The PCIe 5.0 VIP supports the latest new features including 32 GT/s speed, Equalization updates, PIPE 5.1 widths and frequencies up to 64 bits and 4000 MHz, and Precoding. Enhancements to protocol tracker logs, protocol checks, and compliance testsuite improve debug and address head-on the verification challenges associated developing Gen5 designs.

Northampton, United Kingdom, March 15th 2018

IN2FAB Technology has announced the opening of its new facility in the UK for the continued development of migration tools for advanced processes including FinFET technology.  The centre will also support IN2FAB’s existing migration software that translates schematic, test bench and layout data to move circuits between foundries and processes.

  • Twitter
  • LinkedIn Social Icon
  • Facebook
  • YouTube

© 2017 by TokyoNaoNarm